Abstract-A novel approach to transient stability analysis in multi-terminal high voltage direct current (MTDC) grids is presented in this paper. A symmetrical three-phase fault in an ac grid connected to a rectifier terminal of the MTDC grid causes the power injected into the dc grid to decrease, which in turn leads to a lower dc voltage in the MTDC grid. If dc voltage drops below a critical voltage limit before the ac fault is cleared, then the dc grid becomes unstable and its operation is disrupted. An analytical approach is proposed in this paper to calculate the critical clearing time of a fault in an ac grid behind a rectifier terminal beyond which dc voltage collapse occurs. A fiveterminal MTDC grid modeled in EMTDC/PSCAD is used to validate the results obtained with the analytical method.
INTRODUCTION
More and more Voltage Source Converter based High Voltage Direct Current (VSC-HVDC) transmissions links are coming up in the North Sea both for connection of offshore wind farm to onshore grids [1, 2] and for subsea interconnection of asynchronous power systems [3] [4] [5] . These point-topoint HVDC links will eventually be part of a larger DC grid with multiple connection points.
Considerable research has been conducted on modeling [6, 7] , control [8] [9] [10] and steady-state operation [11, 12] of MultiTerminal High Voltage DC (MTDC) grids. Transient stability studies of MTDC grids have focused on investigating converter control strategies that enhance the dynamic performance of the dc grid during an ac fault. Different control strategies for MTDC converters are presented in [13, 14] , and it was shown that using a particle swarm optimization (PSO) method for controller tuning [13] and an adaptive current control limiter [14] improve the overall MTDC grid stability. Reference [15] explores a control method that limits the influence of unbalanced ac faults on the MTDC grid by eliminating double frequency oscillations in the active power flow.
In an MTDC grid with connection to offshore wind farms, a fault in onshore ac grid causes reduction in power transfer capacity of the MTDC converter terminal due to the low ac voltage. This leads to active power imbalance in the dc grid and increases the dc grid voltage. Control strategies proposed to limit dc over-voltage include reduction of wind farm power production [16] [17] [18] or the physical implementation of a chopper to dissipate the excess active power in the dc grid [19] .
In multi-terminal or meshed dc networks, there will likely be converters and control systems supplied by different vendors and with slightly different design. To address this aspect, transmission system operators need to specify requirements for interoperability. One such requirement would concern the coordination of converter controls to ensure stable operation and protection against faults both on the ac and dc side. This paper presents a method for assessing transient stability in dc grids. A fault in an ac grid connected to a rectifier terminal of an MTDC causes reduction in power transfer capacity of the converter and therefore, reduction in power flow into the dc grid. During the transient disturbance period, the power demanded by the inverter terminals is met by the limited power transferred into the dc grid by the rectifiers and by the energy discharged from the capacitors in the dc grid. The discharge of the capacitors leads to reduction of dc grid voltage. If the ac fault is not cleared before dc voltage drops below a critical voltage limit, then the dc grid voltage will not be able to recover. This will lead to dc grid instability and subsequently to the interruption of the dc grid operation. It is of interest to know how fast the converter controls must react to avoid a collapse of the dc grid. Previous transient stability studies have focused on the transient performance of converter controllers and their parameter settings. Furthermore, only simulations were used to study dc grid stability issues. In contrast, this work proposes a novel analytical method for calculating duration of an ac fault beyond which dc voltage instability occurs. A conservative approach is taken and it is assumed that when the transient disturbance occurs, all converters in a dc grid are operating in constant power control mode apart from one converter which is operating in dc droop control mode. In reality, converter controllers will be either designed with voltage droop or there will be an emergency mode of operation acting when dc voltage is outside a certain range. In this respect, the use of constant power control in the analysis represents the worst-case scenario where dc voltage drops rapidly because no converter terminal participates in dc voltage regulation and as such, the proposed method serves as a tool to assess how fast converter controllers need to react to a disturbance. An analytical method is proposed to calculate the critical dc voltage and critical clearing time of the fault in an ac grid behind a rectifier terminal beyond which dc voltage collapse occurs. A five-terminal MTDC grid modeled in EMTDC/PSCAD is used to validate the results obtained with the analytical method.
II. VSC OPERATION RANGE
This section discusses the safe operation range of a VSC converter in an MTDC network. Qualitative introduction is given based on inverter and rectifier mode of operation, and dc voltage and power flow control. Positive power flow is defined as power flow from ac grid into dc grid.
The shaded area in Fig. 1 defines the normal operating region of a VSC-HVDC converter where all the operating limits are respected. The operation region is constrained by maximum power capacity, maximum dc voltage level, maximum dc current and minimum dc voltage level. The first three constraints are due to thermal and insulations limits, and are crucial for protection of the converter and dc cables from damage under high voltage and/or current levels [10, 20] . The fourth constraint (i.e. minimum dc voltage level) is inherent to the working principle of VSC and is related to modulation index, converter topology and control implementation [10, 21] . In square wave modulation, the maximum possible overmodulation puts the limit on the minimum attainable dc voltage to 1.28VLL where VLL is the rms line-to-line voltage at the point-of-common-coupling. Fig. 1(b) . Changing dc voltage and/or power references for the controllers moves the characteristic lines up or down (in cases of constant dc voltage and dc voltage droop control) or right or left (in case of constant power control). If for some reason, the operating point goes out of the shaded area and the controller is not able to bring it back to the normal operating region, a separate higherlevel protection system may be activated to prevent damage due to overvoltage and/or overcurrent. The details of such protection system will not be discussed here. For simplicity, it is assumed that the VSC will trip immediately when the converter's operation goes outside the designated normal operating region.
III. LARGE DISTURBANCE STABILITY IN MTDC GRID
Transient stability in ac grids refers to the ability of a power system to maintain synchronism when subjected to severe disturbances like a fault on transmission lines, loss of generation or loss of a large load [22] . Similarly, in dc grids, transient stability can be defined as the ability of the dc grid to maintain dc voltage level when the system is subjected to large-scale disturbances such as converter outage, dc cable outage, dc faults and faults in the ac system connected to the MTDC [7] .
Large-disturbance stability in multi-terminal dc grids can be understood by looking at the interaction between all rectifying converter units on one side and all inverting converter units on the other side. For illustration purposes, let us assume that the circuit in Fig. 2 represents an MTDC grid with aggregated rectifiers and inverters at each end. PS refers to the aggregate power injected into the dc grid by the rectifiers and hence the terminal can be considered as a source converter. Likewise, PL refers to the aggregate power withdrawn from the dc grid by the inverters and hence this terminal can be considered as a load converter. In order to simplify the analytical analysis, the dc grid line resistances and inductive elements are neglected. This simplification allows representation of all the dc capacitors at converter stations and the dc cable capacitances by a single shunt-connected capacitor (Cagg) between the two terminals: where Cagg is the total sum of all dcbus and dc cable capacitances. The power vs. voltage characteristics of the aggregated rectifiers and inverters will be the sum of the power vs. voltage characteristics of the individual converters. If we assume that the rectifying converters have predominantly dc voltage droop characteristics and that of the inverting converters have predominantly constant power characteristics, then the power voltage characteristic curves of the source and load converters will resemble the curves shown in Fig. 3 . The sum of dc voltage droop characteristic lines with different droop constants forms a non-linear curve consisting of different slopes. The PS curves in Fig. 3 represent an approximation of combined characteristics lines of large number of dc voltage droop controlled rectifiers. Note that the characteristic curve for the load converter is laterally inverted since the power axis for this terminal is opposite to that of the source converter. The intersection between the aggregate power flow through the rectifiers and the aggregate power flow through the inverters approximately gives the total amount of power exchanged between ac grids via the MTDC grid. This is shown in Fig. 3 by the intersection of the characteristics curves of the aggregated rectifiers (PS0) and the aggregated inverters (PL). The lower intersection is unstable for small disturbances and only the upper intersection is a valid operating point. In steady state operation, PL will always be lower than the maximum deliverable power of the aggregate rectifiers (PSmax) as the power flow schedules always take into consideration the available loading capacity of the converters. However, transient disturbances such as sudden outage of a rectifier terminal or fault occurrence on the ac side of a rectifier terminal reduce the power transfer capacity of the aggregated rectifiers. Meaning, PS0 characteristic curve shifts to the left and PS1 becomes the new transient characteristic curve. When the transient maximum deliverable power of the aggregated rectifiers (PSmax1) is lower than the power withdrawn by the aggregated inverters (PL), then the difference (ΔP= PSmax1-PL) will be supplied from the stored energy of the aggregated capacitor (Cagg). This stored capacitive energy is, however, very small and hence will last only very short duration without discharging the capacitor excessively. If the capacitors in the dc grid are discharged below a critical dc voltage level, the rectifiers' power transfer capabilities decrease further leading to dc voltage collapse.
If the cause of the disturbance is a fault within the dc grid or within the converter itself, then the problem will most likely persist resulting in dc voltage collapse followed by permanent disruption of power flow in the dc grid. However, ac faults are often temporary and power flow is usually restored after the clearance of the fault. In case of an ac fault behind a rectifier, if it is cleared before a critical dc voltage is reached, then the dc voltage will subsequently recover and stable power flow will resume. In addition to critical dc voltage level and the fault clearing time, dc voltage recovery also depends on whether or not there is enough deliverable power right after fault clearance that can meet the power demanded by the inverters and the power needed to recharge the capacitors.
This study focuses on cases where power injection into the dc grid is reduced because of an ac grid fault and consequently dc grid capacitive energy depletion occurs; leading to a dc voltage collapse. Converter trips due to low voltage limit or synchronization problems, in cases of unbalanced ac faults, are not considered.
IV. DC VOLTAGE STABILITY CRITERION
The two-terminal equivalent of an MTDC grid presented in Fig. 2 will be used to explain the dc voltage stability criterion. Fig. 4 shows stable power flow and dc voltage for an ac grid fault behind a rectifier unit. Δt is the fault clearing time and ΔP in Fig. 4(a) is the power supply gap in the dc grid during the transient disturbance. Thus, A1 represents the energy deficit due to the reduced power injection caused by the ac fault. Since PL remains constant during the fault, the energy deficit is covered by the energy discharged from the aggregated capacitor. A2 represents the amount of energy needed to recharge the aggregated capacitor with the same amount of energy as it has lost during the fault. In order to maintain dc system stability after fault clearance, the inequality A2 ≥ A1 must hold. The dc voltage stability phenomenon of dc grids has marked similarities with that of first-swing stability of synchronous generators in ac grids. However, A2 in Fig. 4(a) is not bounded by a function of time unlike the same area in ac systems, which follows a sine curve. Due to this, the equalarea criterion in a dc grid does not specify the critical ac fault clearing time beyond which dc voltage collapse will be inevitable. Instead, the criterion indicates that if the dc voltage recovers after ac fault clearance, then the aggregated capacitor will be recharged with the same amount of energy as it lost during fault duration. The maximum deliverable power by a converter (Pmax) is the product of dc bus voltage and maximum dc current of the converter (Imax). Imax is a known and fixed value for a converter, which means Pmax is dependent on dc voltage and reduces with reduction in dc-bus voltage. After the fault is cleared, the maximum deliverable power by the aggregated rectifiers should be sufficient to meet the power demanded by the aggregated inverters (PL). Furthermore, additional power flow is needed to recharge the capacitors and thereby to allow the dc voltage to return to the pre-disturbance level. If post disturbance PSmax is higher than PL, then the dc grid voltage will recover from the fault. Hence, the dc voltage level at which the post disturbance PSmax equals PL defines the critical dc voltage level (Ucritical). The time it takes to reach Ucritical defines the critical clearing time (Δtcritical). The ac fault behind the rectifier terminal needs to be cleared before Δtcritical for dc grid voltage to recover and for dc power flow to continue uninterrupted.
V.
COMPUTATION OF CRITICAL CLEARING TIME AND CRITICAL VOLTAGE
The energy discharged from the capacitors in the dc grid during the fault period can be computed as:
where Uinitial is the pre-fault dc voltage level and Ufinal is the dc voltage level when the ac fault is cleared. In order to achieve dc grid stability after fault clearance, the final voltage (Ufinal) should be greater than or equal to the critical dc voltage (Ucritical) and the energy discharged from the capacitors should be less than the maximum amount of capacitive energy (Emax) that can be utilized for short-term power balancing in the dc grid. Emax is mathematically defined as: 
Since terminals-B and C are operating in constant power control mode, the power flow at these terminals is unaffected by the low dc voltage during the fault and remains constant. Therefore, it is the maximum power transfer capacity of terminal-A that determines recovery of dc stability. In order to achieve stability, the power transfer capacity of terminal-A just after the fault clearance must be greater than or equal to the power transferred prior to the fault occurrence ( o A P ). This is expressed using (4) as:
The critical dc voltage is the voltage level where the power transfer capability after the fault clearance (Pmax(Ucritical)) equals o A P . This is mathematically given by:
where the factor k describes dc overcurrent capability in terms of the rated dc current for terminal-A. Imax is a known fixed value for a converter and o A P has already been considered as a known value. Hence, the critical dc voltage (Ucritical) can be computed right away from (8) . Once Ucritical is known, the critical clearing time (Δtcritical) can computed from (6).
It should be noted Δtcritical is related to ' A P and uncertainty in its values leads to variation in Δtcritical. The most conservative approach, which would give the shortest Δtcritical, is to assume
VI. SIMULATION STUDIES
The proposed method of calculating critical dc voltage and critical clearing time was tested using the five-terminal MTDC system shown in Fig. 6 . An average converter model with cascaded outer and inner vector control loops in dq-reference frame is used [8] . Converters connected to terminals 1 and 3 operate in rectifier mode while converters connected to terminals 2, 4 and 5 operate in inverter mode. All converters, except converter 1, operate in constant power operation mode, i.e. injecting or withdrawing constant amount of power into and from the dc grid. Converter 1 operates in dc droop control mode controlling voltage and balancing power. Two cases were simulated, and their results were compared with the findings from the analytical method. In the first simulation case, only dc cable capacitances were used for the dc grid, while in the second simulation case, dc cable resistances and capacitance were used to model the dc grid. With these two cases, it is possible to analyze the effect of dc cable resistances in the results. The dc cable parameters used in the simulation analysis are shown in Fig. 6 and initial steady-state power flow for the different cases is presented in Table I As mentioned earlier, dc grid cable resistances and inductive elements are neglected to simplify the analytical analysis and allow representation of all the dc-bus capacitors and the dc line capacitors by a single shunt capacitor. Assuming a time constant of 5 ms for all converter dc-bus capacitances, the sum of all dc-bus capacitances in the system is calculated as: 
The total aggregated capacitance in the test MTDC grid is found by adding (9) and (10).
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Let us assume that Converter-1 in Fig. 6 is equipped with dc over-current controller which limits the dc current from exceeding 1.1 times the rated dc current. Therefore, Imax for Converter-1 becomes: 
In order to validate the analytical approach, the test MTDC grid was simulated in EMTDC/PSCAD. In the first simulation case, Case 1, only dc cable capacitances are used for dc grid modelling; similar to the analytical approach. In this ideal loss-less grid, the dc grid has a flat voltage profile of 400 kV at all terminals and the sum of all terminal power flows is zero. The initial steady-state power flows for Case 1 are presented in Table I . A three-phase short circuit fault was applied in the ac grid connected to converter-1 at 1.5 s into the simulation. A ground fault resistance of 0.12 Ω was selected to obtain 110 MW power flow at converter-1 during the fault. Fault clearing times both shorter than and close the calculated critical clearing time were simulated. The dynamic responses of the MTDC grid for three different fault clearing times are presented in Fig. 7 to Fig. 9 .
First, the dc grid's transient response for a fault clearing time of 70 ms was studied. This fault clearing time is shorter than the analytically computed critical clearing time and therefore, it is expected that the MTDC grid will remain stable after the fault. Fig. 7 shows the response of the MTDC grid for an ac fault with 70ms duration. However, during transient disturbance, there is a large difference between the two indicating dc grid power imbalances.
Due to reduced power flow into the dc grid (see Fig. 7 (b) and (c)) during the fault, the capacitors in the dc grid are discharged, leading to drop in dc voltage as shown in Fig. 7(a) .
When the fault is cleared, dc voltage starts to increase and eventually returns to the pre-fault level at around 2.6 s. From MTDC grid response for 85 ms ac fault duration is shown in Fig. 8 . DC voltage recovers after the fault and the grid remains stable after the disturbance. However, the dc voltage recovery time is much longer compared to the recovery time for 70 ms fault duration shown in Fig. 7 . The disturbance recovery time is also evident in Fig. 8(c) , where area enclosed by aggregated rectifier and aggregated inverter power flow curves after the fault (area denoted by A2 in Fig. 4 ) is narrow and long. In the second simulation case, Case 2, dc cable capacitance and resistance parameters shown in Fig. 6 were used. This case is included to analyze the effect of dc cable resistances on the critical clearing time. The initial load flow for this case are presented in Table I . The power flow at converter-3 is changed (compared to Case 1) to account for the losses in the dc grid, and dc voltage is not the same at all terminals due to dc cable voltage drop. Similar to the previous case, a threephase short circuit fault was applied in the ac grid behind converter-1 that resulted 110 MW power flow during the fault. It was found that the critical fault clearing is 80 ms, which is shorter than Case 1. However, the critical voltage level is on average around 320 kV, which is similar to Case 1.
The analysis presented above indicates converter terminals that are not affected by the disturbance are operating solely in constant power mode. Since the considered fault occurs behind the terminal that was regulating voltage, the dc grid voltage drops until the fault is cleared. In this respect, the above analysis represents the worst-case scenario (in respect to converter control), where critical fault clearing time is the shortest because dc voltage drop is not mitigated by controller actions of other converters in the system. As such, the proposed method can serve as a tool to assess how fast the converter controllers need to react on disturbances. However, in the real system, converters will participate in both power and voltage regulation. Therefore, the critical clearing time will be longer than the scenarios considered in this work.
VII. CONCLUSION
In this paper, a method for dc voltage transient stability analysis in MTDC has been presented. It is shown that if an ac grid fault resulting in reduction of the dc grid voltage is not cleared before the critical clearing time, the dc grid will become unstable and operation will be disrupted. The derivation of the analytical equation for the fault clearing time has been presented in the paper. With the help of a five-terminal dc grid model in PSCAD simulation software, the validity of the analytically estimated critical clearing time has been verified. The proposed method can be used as an aid to specify requirements for the design of the converter controls to manage faulty situations in the ac grid close to rectifier terminals.
VIII.
